0 0 0 SystemVerilog

Merge pull request #974 from silabs-oysteink/silabs-oysteink_issue-61

Fix for issue #61

Arjan Bink committed 2y ago

aa3752cf92cd52e239fd44c9e3000a045eb5fbaa

Committed by GitHub <noreply@github.com> on 10/24/2023, 5:42:50 AM