COMMITS
/ riscv/processor.cc February 4, 2019
L
Fix use of old name `riscv-isa-run` (#269)
Luís Marques committed
December 21, 2018
A
Reserve the PMP R=0 W=1 combination
Andrew Waterman committed
October 4, 2018
A
Set marchid to assigned value 5
Andrew Waterman committed
September 27, 2018
A
Add comment about CSR read side effects
Andrew Waterman committed
September 21, 2018
A
For backwards compatibility, reset PMP to permit all accesses
Andrew Waterman committed
A
Add PMP support
Andrew Waterman committed
August 22, 2018
A
Make IRQ_COP read-only/undelegable unless coprocessor is present
Andrew Waterman committed
August 21, 2018
A
Instantiate disassembler after max_xlen is known
Andrew Waterman committed
August 18, 2018
A
Don't increment instret immediately after it is written (#231)
Andrew Waterman committed
July 31, 2018
A
Make sstatus.MXR readable
Andrew Waterman committed
July 23, 2018
S
Fix using the uninitialized disassemble object. (#220)
SeungRyeol Lee committed
July 10, 2018
A
Refactor and fix LR/SC implementation (#217)
Andrew Waterman committed
May 31, 2018
A
Put simif_t declaration in its own file. (#209)
Andy Wright committed
March 22, 2018
A
Implement Hauser misa.C misalignment proposal (#187)
Andrew Waterman committed
March 19, 2018
T
Fix spike-dasm. (#184)
Tim Newsome committed
March 16, 2018
T
Implement debug havereset bits
Tim Newsome committed
March 14, 2018
P
Fix a bug caused by moving misa into state_t. (#180)
Prashanth Mundkur committed
March 13, 2018
P
Move processor.isa to state.misa, since it really belongs there.
Prashanth Mundkur committed
February 20, 2018
P
Narrow the interface used by the processors and memory to the top-level simulator/htif.
Prashanth Mundkur committed
February 22, 2018
A
Enforce 2-byte alignment of mepc/sepc/dpc
Andrew Waterman committed
February 13, 2018
A
Implement cycleh/instreth CSRs for RV32 (#172)
Andrew Waterman committed
November 27, 2017
A
Rename badaddr to tval
Andrew Waterman committed
A
Rename sptbr to satp
Andrew Waterman committed
A
Set tval to 0 on traps with no specified tval
Andrew Waterman committed
November 20, 2017
A
Implement priv-1.11 interrupt-priority scheme (#161)
Andrew Waterman committed
November 10, 2017
A
Remove redundant U/S mode advertisement
Andrew Waterman committed
A
H-mode no longer exists
Andrew Waterman committed
A
MPP is now WARL
Andrew Waterman committed
November 3, 2017
A
Mask medeleg correctly
Andrew Waterman committed
November 2, 2017
A
Don't permit delegation of interrupts that M-mode should handle
Andrew Waterman committed
September 25, 2017
A
Implement Q extension
Andrew Waterman committed
September 21, 2017
T
Fix corner case in repeated execution (#127)
Tim Newsome committed
September 12, 2017
T
Don't take interrupts while in Debug Mode.
Tim Newsome committed
August 7, 2017
T
Fix multicore debug.
Tim Newsome committed
May 16, 2017
P
Merge remote-tracking branch 'origin/debug-0.13' into priv-1.10
Palmer Dabbelt committed
May 5, 2017
A
UXL=SXL=MXL
Andrew Waterman committed
April 26, 2017
P
Remove a debugging printf
Palmer Dabbelt committed
April 18, 2017
M
debug: Checkpoint which somewhat works with OpenOCD v13, but still has some bugs.
Megan Wachs committed
M
debug: Move things around, but addresses now conflict with ROM.
Megan Wachs committed
April 17, 2017
M
Merge remote-tracking branch 'origin/priv-1.10' into HEAD
Megan Wachs committed
April 8, 2017
A
Implement vectored interrupt proposal
Andrew Waterman committed
March 28, 2017
A
Set badaddr=0 on illegal instruction traps
Andrew Waterman committed
March 21, 2017
W
riscv: remove dependency on num_cores
Wesley W. Terpstra committed
March 20, 2017
A
PUM -> SUM; expose MXR to S-mode
Andrew Waterman committed
March 16, 2017
A
Simplify interrupt-stack discipline
Andrew Waterman committed
March 13, 2017
A
Implement mstatus.TW, mstatus.TVM, and mstatus.TSR
Andrew Waterman committed
February 27, 2017
A
Sv57 and Sv64 are not spec'd yet
Andrew Waterman committed
February 25, 2017
A
New counter enable scheme
Andrew Waterman committed
February 23, 2017
T
Implement halt request.
Tim Newsome committed
February 21, 2017
A
Take M-mode interrupts over S-mode interrupts
Andrew Waterman committed